Layered tunnel barriers (T-ONO) might help circumvent retention limitations of nitride charge trapping devices (SONOS) programmed/erased by direct tunnelling without invoking high-K dielectrics in the gate stack. In order to establish to what extent the properties of a T-ONO tunnel layer influence the performance of SONOS memories, NOR memory arrays containing a silicon oxide/silicon nitride/silicon oxide T-ONO layer, a silicon nitride charge trapping layer and a silicon oxide blocking layer were fabricated and investigated. The T-ONO layer was formed using wet reoxidation of the silicon nitride, as this process is known to generate a lot of traps at the interface between silicon nitride and silicon oxide, as well as in the reoxidized portion of the silicon nitride itself. Besides standard memory measurements like programme/erase behaviour, endurance and retention, charge centroid extraction measurements were carried out in order to explain the retention behaviour and associate it with the position of the charge. It has been demonstrated that the performance of SONOS memories with a T-ONO layer strongly depends on the technological properties/quality of the T-ONO barrier which, therefore, may not be a universal solution to retention problems in SONOS devices.
Introduction
The difficulties of conventional floating-gate non-volatile memories (NVMs) in following the pace of CMOS scaling have given rise to a number of promising new NVM cell concepts. In the front-end-of-line, charge trapping silicon-oxide-nitride-oxide-silicon (SONOS) memories have received a great deal of attention and are considered a viable candidate to replace the floating-gate NVM cell in advanced nodes beyond 45 nm [1, 2] . In addition, SONOS memories are particularly attractive for embedded applications, as they considerably facilitate integration, simplifying it to a single-poly process. However, SONOS memories aimed at low power and low voltage applications, programmed/erased by direct tunnelling of charge from the silicon (Si) channel with moderately low programme/erase (P/E) voltages V P /E ∼ = ±10 V, suffer from inherent retention problems [3] [4] [5] . Efficient programming and, in particular, erasing by tunnelling are only possible if the bottom silicon dioxide SiO 2 is sufficiently thin, typically around 2-2.5 nm. Such a thin SiO 2 layer, in turn, cannot prevent the back-tunnelling of the stored charge to the Si channel, causing a considerable change of the threshold voltage (V T ) in the programmed/erased state over time. The remaining V T window, defined as the difference between the programmed and erased threshold voltages, after 10 years is typically very low and makes the reliable readout of SONOS devices very difficult. Thicker tunnel oxides ensure a good charge retention over 10 years, but the operation of such SONOS devices by tunnelling, especially with n + -doped poly-Si gates, may result in a limited V T -window, due to the well-known phenomenon of erase saturation [5, 6] . Si N 3 4 Si N 3 4 Si N Besides, unlike thin-oxide SONOS devices, whose endurance is virtually independent of cycling up to as many as 10 7 P/E cycles, thick-oxide SONOS devices have a limited endurance and, thus, a limited range of applications [6, 7] .
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The retention of low-power SONOS memory cells has been successfully improved using advanced materials such as high-K dielectrics and metal gates (see, e.g., [8] [9] [10] and references therein). Moreover, a concept of layered tunnel barriers, put forward by Likharev, has recently received a lot of attention [11] . Instead of a single SiO 2 tunnelling layer, a tri-layer consisting of very thin silicon oxide/silicon nitride/silicon oxide (SiO 2 /SiN/SiO 2 ), also referred to as band gap engineered SONOS, has been used as the tunnelling dielectric [12, 13] . If we assume that the top blocking oxide is thick enough to prevent the tunnelling of stored charge to the gate, then during high field P/E operations, electrons/holes have to tunnel only through a thin SiO 2 barrier, as shown in figure 1(a) for the case of programming. In the low electric field retention state, schematically shown in figure 1(b) , the charge has to tunnel back to the Si through a thick barrier, created by the entire tunnel-silicon oxide/silicon nitride/silicon oxide (T-ONO) stack, resulting in a substantially improved retention, without deteriorating P/E and endurance characteristics. In addition to its importance from the fundamental point of view, the layered tunnel barrier concept appears to be particularly attractive since, as has been shown in the literature, it allows the implementation and scaling of low-power/low-voltage charge trapping devices without invoking advanced materials [12, 13] .
However, the understanding of the retention properties of memory cells with a layered tunnel barrier is not as straightforward as it might appear at first sight from figure 1. Given that the T-ONO stack consists of three very thin layers, the existence of inherent interfacial imperfections between them cannot be ruled out, as sketched in figure 2 , even without cycling-induced degradation. As a result, the devices can be particularly susceptible to various low field effects due to the trap-assisted tunnelling [4] .
In this paper, we study the room-temperature retention of the SONOS arrays with SiO 2 /Si 3 N 4 /SiO 2 tunnel barrier and demonstrate that their retention characteristics strongly 
Device fabrication and characterization
NOR memory arrays with 256 one-transistor (1T) cells were fabricated up to the metal 1 level, using 193 nm deep ultraviolet (DUV) lithography for the active line and gate definition. The back-end-of-line processing was done using standard Wcontact and Al-metalization modules. Bitlines are defined in metal 1, whereas the common source lines were realized as silicided active lines, in order to simplify the layout.
The layered tunnel barrier consists of 1.3 nm in situ steam generated (ISSG) SiO 2 grown on a cleaned Si surface, 2.5 nm SiN and 1.5 nm SiO 2 . The top SiO 2 of the T-ONO was formed by ISSG reoxidation of SiN, whose as-deposited thickness was 4 nm. This approach was chosen as it is known that wet oxidation of SiN yields SiO 2 with a substantial trap density, as well as a high trap density at the SiO 2 /SiN interface [16] . In this way, there is an increase in the number of available traps that are close to the substrate, which can lead to faster programme/erase operation. x-ray photoemission spectroscopy (XPS) data (not shown here) reveal that the top oxide thickness of the T-ONO layer, after the reoxidation of the SiN, is 1.52 nm, whereas the thickness of the remaining SiN in the T-ONO stack is 2.68 nm. The equivalent oxide thickness (EOT) of the dielectric gate stack is around 14 nm. For the sake of comparison two conventional SONOS devices were also fabricated featuring a pure SiO 2 tunnel oxide of either 1.3 nm or 2 nm and a silicon nitride/top oxide stack of 5 nm/6 nm and 6 nm/8 nm, respectively. The 256 bits NOR memory arrays were investigated using a home-made memory tester. Figure 5 shows the programme/erase (P/E) curves of the 256 bits array with W/L = 0.18 µm/0.23 µm, where W and L stand for the width and the length of the gates, respectively. The mean V T voltage is shown. The array was block programmed and erased, whereas the V T was measured with 0.5 V on the drain of the selected transistor using a 5 µA current criterion. To prevent over-erase issues in the erased state, a negative voltage was applied to the non-selected worldlines to close the transistors with a negative V T . Note that the memory devices presented in this paper are meant to be used in twotransistor (2T) NOR and E 2 PROM configurations, where a select gate in each cell ensures immunity to over-erase. In such a 2T-configuration negative erased V T such as those shown in figure 5 are even an advantage as they enable low-voltage read [5] . Threshold voltages in the programmed state are given by the curves with filled symbols, whereas the curves with open symbols display the threshold voltages in the erased state. Before each P/E cycle, the array was programmed/erased to the same initial state. A good V T window with moderately low P/E voltages can be achieved. Here, it has to be mentioned that a conventional SONOS device, with a similar top oxide thickness and tunnel SiO 2 of around 3 nm or more, cannot be operated with the voltages shown in figure 5 , as a result of erase saturation [10] . More precisely, such a SONOS device could be programmed, but not erased, since the tunnelling of holes from the silicon substrate is compensated by the FowlerNordheim tunnelling of electrons from the gate. The P/E curves in figure 5 are a direct proof of the layered tunnel barrier concept, since the T-ONO stack array can be efficiently erased and the erase saturation sets in for higher voltages and longer erase times.
The endurance of the memory array measured over 10 5 P/E cycles is shown in figure 6 . The devices were programmed at +13 V for 10 ms and erased at −11 V for 100 ms. A slight increase in both programmed and erased threshold voltages is observed after 10 4 cycles, but there is a sufficient margin to read out the devices with the intended gate voltage after 10 5 cycles, as indicated by the dashed line in figure 6. electric field in the tunnel oxide (E Tox ) at the beginning of the programme cycle. For equal electric fields the injection conditions are nearly identical and the injected charge is, therefore, almost the same. V Tp and V T 0 stand for the programmed and virgin V T , respectively. For 2/6/8 SONOS devices the V T shifts are negligible up to an electric field of approximately 6 MV cm −1 , which corresponds to a 1 ms pulse with a gate voltage of 6.5 V. On the other hand, the behaviour of the T-ONO device compared to that of the 1.3/5/6 devices is quite different. Even though the charge has to tunnel through the considerably thicker T-ONO layer, as shown in figure 1(a) , V T increases much more than in the case of the 1.3/5/6 array.
Programme speed and position of trapped charge
In order to explain this behaviour we have analysed the vertical position of the charge trapped in the gate stack using the experimental procedure developed in [17] , which extracts the centroid position of the trapped charge. Figure 8 shows the position of the charge centroid extracted experimentally and normalized to the nitride thickness t N , for the 1.3/5/6 (filled symbols) and 2/6/8 (open symbols) SONOS devices. The results are very consistent with each other and with previously published data [17] . In both cases, the centroid is initially located near the middle of the silicon nitride layer and then it slowly moves towards the top oxide interface during the programme transient [17] . Moreover, the centroid values in figure 8 are essentially independent of the gate voltage applied during the programming. The same experimental technique has been applied to the device with the T-ONO stack and figure 9 shows the centroid values of these cells. Unlike conventional SONOS devices, in the first phase of the programme transient of the T-ONO structure the centroid x C is located in the second SiO 2 layer (see figure 3(a) ). We believe this result stems from the fact that most of the charge is initially trapped in both nitride layers or directly in the second oxide, most likely because this layer is formed by the reoxidation of the silicon nitride and, as mentioned in the previous section, contains a considerable number of traps. Note that, with respect to the equation proposed in [17] , which assumes that the charge is located in the second silicon nitride layer, we calculated x C with an expression that correctly accounts for the structure of the T-ONO stack, namely,
for all data points during the first phase of the programming transient, that is, when the centroid is in the second oxide.
ox and N are the dielectric permittivities of SiO 2 and SiN, respectively, A is the device area, V T is the shift of the threshold voltage compared to the virgin threshold voltage, Q N is the injected charge and t N and t TOP are the thicknesses of the SiN and top SiO 2 layers in the gate stack. For stronger programming the centroid moves towards the middle of the main trapping layer as is observed in standard SONOS cells. A significant change in the centroid versus V T curve is observed for V T > 1.5 V, when trapping starts to occur in the second nitride layer. Figure 10 shows the programme curve of the device with the T-ONO stack (open symbols). We observe that the programming speed is reduced (the slope of the curve is reduced) when V T > 1.5 V, that is, when the trapped charge centroid position moves from the second oxide to the second nitride. In the first phase of the programme transient, the charge is trapped in the T-ONO stack very far away from the gate. This favourable trapping position leads to a small capacitive coupling with the gate and induces larger threshold voltage shifts for a given amount of charge with respect to the case when the centroid is placed in the second nitride closer to the gate. Instead, the programming speed is reduced when x C enters the second nitride. A change in the programming speed is not observed in the 1.3/5/6 SONOS (filled symbols) devices, whose programme curve has a constant slope on a logarithmic scale due to the fact that the centroid position is essentially constant and the coupling with the gate does not change appreciably ( figure 8) . Moreover, comparing the T-ONO and the SONOS cells at the same tunnel oxide electric field (i.e. similar injected charge, see figure 7 ), in the first phase of programming, corresponding to V T < 1.5 V, the trapped charge is more effective with respect to V T in the T-ONO stack, since its centroid position is more distant from the gate and the capacitive coupling is lower compared to the SONOS case. This explains the results shown in figure 7 , where the T-ONO device is faster than the 1.3/5/6 SONOS for a given E Tox .
Retention results
In SONOS devices programmed by tunnelling to an excess electron state, the retention issues are mainly due to the loss of the charge stored in the nitride layer. Assuming that the top oxide is thick enough, and thus neglecting charge loss by tunnelling through it, charge stored in the nitride can be lost only through the bottom oxide. For SONOS devices with a thin tunnel oxide (t Tox < 2.5 nm), the predominant charge loss mechanism at room temperature is identified as trapto-band tunnelling from nitride traps [3, 4] . In particular, electrons trapped closer to the tunnel oxide have a larger tunnel probability of reaching the silicon substrate [3, 4] . This mechanism has a weak temperature dependence, but depends exponentially on the thickness of the tunnel dielectric. Trapto-trap tunnelling of electrons captured by SiN traps to the interfacial traps at the SiO 2 /Si interface is much less likely [18] . Therefore, the short-term retention strongly depends on the charge stored in the SiN closer to the substrate, whereas the long-term retention is mainly determined by the more distant traps.
In what follows, the room temperature retention of virgin (not cycled) SONOS devices under investigation is compared. Figure 11 retention behaviour becomes comparable to that of the 2/6/8 SONOS device ( figure 11(c) ).
These results are consistent with the centroid extraction experiments; for smaller threshold voltage shifts the charge is stored closer to the substrate in the device with T-ONO stack with respect to the SONOS devices. This explains the trend observed in figure 11(a) where the T-ONO exhibits a worse retention compared to both SONOS devices. On the other hand, at higher programming levels, the charge is mainly stored deeper in the stack, thus providing a larger tunnelling barrier for trapped electrons and, therefore, better retention characteristics, as can be seen in figure 11(c).
Conclusion
A thorough evaluation of the programming and retention transients of SONOS memory arrays with layered tunnelling barrier (T-ONO) has been carried out. These devices show different behaviour depending on the programmed state: for low values of the threshold voltage shift from the virgin state (V Tp − V T 0 ), the cells programme fast, but exhibit unsatisfactory retention characteristics, whereas, for larger (V Tp − V T 0 ), the retention improves and becomes comparable to SONOS devices with 2 nm tunnel oxide at the expense of a reduced programme speed. This behaviour has been explained by the charge centroid measurements: for lower programming levels the charge is mainly located inside the T-ONO stack and for a given amount of charge this leads to a faster programming. Consequently, charge loss during retention is more probable. For larger (V Tp − V T 0 ) the centroid moves into the main SiN trapping layer, providing better retention but a lower programming speed.
In conclusion, it has been experimentally demonstrated that the centroid position of trapped charge is strongly influenced by the technological properties and quality of a T-ONO stack, which, in turn, has a major impact on the programme and retention characteristics of T-ONO cells. A successful optimization of NMV devices with SiO 2 /SiN layered tunnel barriers is critically dependent on the optimization of the T-ONO stack itself.
